A team at the University of Illinois Urbana-Champaign says it has found a way to keep chip performance climbing without shrinking transistors any further: stack the circuitry vertically, layer by layer, and do it with a yield high enough to make fabs pay attention. The result is a 3D chips approach that could sidestep one […]